Single Event Latchup Power Switch Cell Characterisation
نویسندگان
چکیده
In this paper are described simulation and measurement processes of a power switch cell used for single event latchup protection of a digital fault tolerant application specific integrated circuit. The standard IHP 250 nm simulation models of components are used for the performed analog simulation using the Virtuoso Cadence tools.
منابع مشابه
New Fault Tolerant Design Methodology Applied to Middleware Switch Processor
In this paper is presented a new fault tolerant design methodology which provides protection against three most important radiation effects – single event transients (SET), single event upsets (SEU) and single event latchup (SEL). SETs and SEUs are mitigated using the hardware redundancy. Protection against SEL effects is provided by specially designed SEL power protection cell. Combination of ...
متن کاملFault-tolerant TMR and DMR circuits with latchup protection switches
Keywords: Single event effect Fault tolerance Triple and double modular redundancy Latchup protection switch ASIC design a b s t r a c t The paper presents CMOS ASICs which can tolerate the single event upsets (SEUs), the single event transients (SET), and the single event latchup (SEL). Triple and double modular redundant (TMR and DMR) circuits in combination with SEL protection switches (SPS)...
متن کاملFailure analysis and solutions to overcome latchup failure event of a power controller IC in bulk CMOS technology
Latchup failure which occurred at only one output pin of a power controller IC product is investigated in this work. The special design requirement of the internal circuits causes the parasitic diode that is inherent between the n-well and p-substrate to be a triggering source of the latchup occurrence in this IC. The parasitic diode of the internal PMOS was easily turned on by an anomalous ext...
متن کاملLatent Damage in CMOS Devices from Single-Event Latchup
Latent damage effects from single-event latchup are studied, revealing a previously unconsidered reliability hazard for CMOS devices. Several device types were found to remain functional despite significant structural damage to their interconnects from SEL. Latent Damage in CMOS Devices from Single-Event Latchup Heidi N. Becker, Tetsuo F. Miyahira, and Allan H. Johnston Jet Propulsior? Laborato...
متن کاملMeasurement of Single Event Effects in the 87c51 Microcontroller *
This report presents the results of Single Event Effect (SEE) characterization testing of the Intel 87C51FC microcontroller for use in Space Station Freedom (SSF). The 87C51FC exhibited 4 types of SEE: RAM upset and three types of system errors, i.e., reset, latchup, and power cycle (a condition not correctable by the onboard watchdog timer). The microcontroller cross sections and response rate...
متن کامل